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Abstract—Wet pyrogenic oxide of different thicknesses was
annealed in N2O ambient and the N concentration in the films
was studied by using SIMS (Secondary ion mass spectroscopy). It
was found that for a certain annealing time and temperature, the
N concentration (at %) increases with decreasing the wet oxide
thickness and the location of the peak of N is observed near the
interface of nitrided oxide and Si substrate. On the contrary, after
nitridation the concentration of H is higher in the thicker wet
oxide of thickness 100Å and also does not change much from the
surface to the interface. For the thinner wet oxide of thickness
40 Å, the concentration of H is less and decreases toward the
interface.
Gate dielectrics were characterized using high-frequency and
quasi-static measurements. After a constant current stress, a large
distortion was observed for the N2O annealed wet oxide of 98Å
whereas for the N2O annealed wet oxide of 51Å the distortion
was small. With increasing stressing time, hole trap is followed by
electron trapping for the wet oxide of 98Å whereas for the N2O
annealed wet oxide of 51Å, hole trapping increases a little at the
beginning and then saturates. From the TDDB characteristics,
a longer tBD was observed for N2O annealed wet oxide of 51
Å compared to 98 Å. From the experimental results, it can
be suggested that the improved reliability of thin gate oxide is
due to the large amount of N concentration near the interface
only. Hence for the device fabrication process, if the wet oxide
is nitrided in N 2O ambient, the reliability of gate oxide will be
improved in the ultrathin region.
Index Terms—Hydrogen and nitrogen distribution, MOS ca-
pacitor, nitrided oxide, P- and N-MOSFET, SIMS, wet oxide.
I. INTRODUCTION
T HE role of nitrogen in ultrathin gate dielectrics is animportant factor for deep submicron devices. It has
been shown that the presence of nitrogen at the interface of
nitrided oxide improves wear out properties with respect to
Fowler–Nordheim and substrate hot carrier injections [1]–[3].
As a result, a great attention has been paid on nitrided
oxide gate dielectrics to replace conventional SiOgrown in
oxygen [4]–[13]. For nitridation of thin oxide, generally three
processes are used: namely, NHnitridation, N O and NO
nitridation.
In the NH nitridation process, a thermal oxide is grown
and then nitrided in an NH ambient. NH-nitrided oxides
display improved properties compared to SiO[10], [11] due
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to nitrogen incorporation in the dielectric close to the Si/SiO
interface. However, NHnitridation incorporates hydrogen in
the oxides which can reduce the reliability of the oxides [13].
Reoxidation of this film is required to reduce the hydrogen
concentration [13]. Recently, NO-grown and NO-modified
oxides have been investigated [5], [6]–[9], [12]. These oxides
have demonstrated higher reliability and improved electrical
characteristics; however these have insufficient nitrogen at the
dielectric and silicon interface. To have sufficient nitrogen
concentration to effectively suppress boron penetration [14] a
much higher thermal budget is required in NO-based oxides.
Also, NO nitridation is used to nitride oxide. It has been
shown that a much lower thermal budget is required for an
NO process than an NO process to produce an oxynitride
with useful properties. Actually, it is still controversial which
is best between the NO and NO nitridation processes because
the location of nitrogen in the oxide determines the reliability.
If the nitrogen exists at the interface as well as in the bulk, it
degrades the charge-to-breakdown characteristics [15].
In this study, we have studied wet oxide thickness depen-
dence of nitrogen concentration and also effects of nitrogen
distribution profiles on charge trapping and TDDB behavior
were studied. It will be shown that with decreasing wet
oxide thickness, for the same temperature and time, nitrogen
concentration increases near the interface. By NO annealing,
the electrical characteristics also improve with the decrease of
wet oxide thickness.
II. EXPERIMENTAL
MOS capacitors and transistors were fabricated on p-type
(100) orientation Si substrates with resistivity 10–20cm. In
our study, all wafers were cleaned with standard RCA cleaning
process, followed by an HF dip (1% diluted HF solution) to
remove the native oxide and a rinse in de-ionized water. N-
and P-well were formed for MOS capacitors and P- and N-
channel transistors, respectively. After that, the active regions
were defined by the conventional local oxidation of silicon
(LOCOS) and channel doping was carried out using sacrificed
oxide. Immediately before gate oxidation, the sacrificial oxide
was etched away to remove the undesirable defects. Thin gate
oxides with thickness ranging from 45 to 92Å were grown at
750 C by pyrogenic wet oxidation using the reaction of H
and O to create HO. At the time of oxidation, the ratio of
oxygen and hydrogen flow rates at atmospheric pressure was
For nitridation, oxide films were annealed in 100%
N O ambient for 5 min at 1000C In situ phosphorous-doped
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polysilicon gate electrodes were deposited at 620C using
CVD of PH and SiH for both n- and p-type capacitors and
transistors. The thickness of doped polysilicon was 2000Å and
phosphorous concentration was cm After that gate
electrodes were defined by photo lithography. The thickness of
the gate oxide was determined by capacitance–voltage ()
measurement using dielectric constant of SiO(3.85).
N- and P-MOSFET with nitrided wet oxide were also fabri-
cated to study the reliability problems due to hot carrier effects.
The fabrication process was same as for MOS capacitors up
to the gate electrodes. After the gate electrode formation, n-
LDD and p-LDD were formed by phosphorous and boron
implantation, respectively. Sidewall spacers were processed
using 1500 Å thickness TEOS. For n-channel transistors,
source and drain were formed by Arsenic ion implantation
and for p-channel transistors source and drain were formed by
B BF ion implantation. Annealing was done at 850C
to activate and distribute the implanted ion. A passivation
layer was then deposited and contact holes were opened for
connection. An aluminum layer was deposited and patterned.
Finally, all the samples were sintered at 400C for 20 min in
an H ambient to form good ohmic contact. The experimental
set-up used to test and stress the devices consisted of an
HP4145B semiconductor parameter analyzer. During constant
current stress for both polarities, the capacitors were in the
accumulation mode.
To investigate the dependence of N distribution profile
on wet oxide thickness, three different thicknesses of wet
oxide were grown with the same process conditions as MOS
capacitors except the NO annealing temperature was 900C
and the nitridation time 10 and 30 min. Though the nitridation
temperature is different from that used for the MOS capacitor,
the purpose of studying the N distribution profiles is to observe
the trend on how they vary on wet oxide thickness. The
distribution of N profile was measured by a Evans-East SIMS
systems.The depth of the interface of SiOand Si is taken as
that depth at which the O intensity drops to half the value of
that in the flat part of its profile in the oxide. In this case, the
actual thickness will differ from the value which is determined
from the O intensity because the penetration of the primary
ion beam into the sample was approximately 20Å Wet oxide
thickness dependence of NO annealing conditions for SIMS
samples and N at % at peak point after NO annealing are
given in Table I.
III. RESULTS AND DISCUSSION
A. SIMS Analysis
Wet oxide thickness dependence of hydrogen and nitrogen
depth profiles and concentrations after NO annealing was
analyzed by SIMS. Fig. 1(a) and (b) shows the nitrogen
and hydrogen profiles obtained in NO annealed wet oxide
of initial nominal thicknesses of (a) 40̊A and (b) 100Å
respectively. The measured thicknesses were 61 and 108Å
The annealing time was 10 min and annealing temperature
900 C The nitrogen peak is observed near the interface in
each sample but the maximum N concentration was observed
TABLE I
WET OXIDE THICKNESS DEPENDENCE OFN2O ANNEALING
CONDITIONS FOR SIMS SAMPLES AND N AT % AT PEAK
POINTS DUE TO N2O ANNEALING AT 900 C FOR 10 AND 30 min
for the N O annealed wet oxide of 61̊A and least was observed
for the N O annealed wet oxide of 108̊A It was observed that
when the wet oxide thickness of 40̊A annealed in NO for
10 min, the N concentration near the interface was 0.70 at %
whereas the value of N concentration was 0.30 at % in the
100 Å wet oxide. Also, when the wet oxide was annealed for
30 min in N O ambient, the N concentration was 1.4 and
0.7 at % for the wet oxide of 40 and 100̊A thicknesses,
respectively (Table I). Also, the H concentration in at % is
shown in Fig. 1(a) and (b). It is observed that H concentration
was very less in wet oxide of thickness 40Å whereas in wet
oxide of 100Å the hydrogen concentration was distributed
uniformly throughout the films. From the SIMS data, it is
demonstrated that the N concentration increases with decrease
of wet oxide thickness. On the other hand, H concentration
decreases with decrease of wet oxide thickness. So to have a
reliable gate dielectric for the ultra large scale integration, an
oxide with less hydrogen which will suppress electron trapping
as well as sufficient nitrogen at the interface which will replace
the strained Si-O bond to Si-N, is necessary. In this study, we
found that just by annealing wet oxide of 40̊A in N O got
the required gate oxide with less hydrogen and more nitrogen
compared to the wet oxide of thickness 100Å As the devices
are scaled down to submicron level, the gate oxide thickness
will also decrease. Hence nitridation of wet oxide in NO
ambient will fulfill the desired requirements.
B. Characteristics
Fig. 2(a) and (b) shows the normalized high- and low-
frequency quasi-static (QSCV) characteristics, re-
spectively, before and after a constant current stress of
0.01 A/cm for 100 s. The thicknesses of NO annealed
wet oxide were 51 and 98̊A The area of the capacitor was
0.01 mm and during constant current stress, electrons were
injected from the gate electrode to the Si substrate. Here, in
Fig. 2(a) and (b), represents the maximum capacitance
value when the capacitor was in accumulation mode and
represents the change of quasi-static capacitance with the
change of gate voltage during measurements. Both for HFCV
and QSCV measurements, the gate voltage was changed from
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(a) (b)
Fig. 1. SIMS depth profiles of N2O annealed wet oxide as a function of wet oxide thickness of (a) 40Å and (c) 100Å; respectively. The primary
beam current was 25 nA and impact angle was 60:
(a) (b)
Fig. 2. Normalized (a) high-frequency and (b) quasi-staticC V characteristics of different thicknesses N2O annealed wet oxide before and after the
stress, respectively. The constant current stress was 0.01 A/cm2:
3 to 2 V with a ramp rate of 0.05 V/s. The number of
measured points were 101. In Fig. 2(a) before the stress,
irrespective of wet oxide thickness, the HFCV curves do not
vary. But after stress, the curves shifted to the negative
direction with increasing thickness. Also, for QSCV before
the stress [Fig. 2(b)] no distortion was observed with the
variation of wet oxide thickness. But after the stress, a greater
shift was observed in NO annealed wet oxide of thickness
98 Å and the least was observed in NO annealed wet oxide
of 51 Å The and were calculated from the high- and
low-frequency curves before and after the stress and are
shown in Table II. It was observed that both the and
before the stress do not vary much with increasing thickness
but after the stress compared to the NO annealed wet oxide
of thickness 51Å the was shifted more to the negative
direction as well as increased for the NO annnealed wet
oxide of thickness 98̊A In case of NO annealed wet oxide
of 51 Å shifted to the negative and increased the but
both were small. As it was observed that in NO annealed
wet oxide of 61Å [Fig. 1(a)], the N concentration at the peak
was more compared to the NO annealed wet oxide of 108̊A
for the same NO annealing conditions, the improved and
for the N O annealed wet oxide of 51̊A may be due to
sufficient nitrogen incorporation at the interface which acts as
a barrier for generation of fixed oxide charge in the interface.
TABLE II
THE VALUE OF Vfb AND Nit (CALCULATED FROM THE
C V MEASUREMENTS) BEFORE AND AFTER STRESS FOR
TWO DIFFERENT THICKNESSESN2O ANNEALED WET OXIDE
C. Charge Trapping Characteristics
A constant-current stressing method is used to investigate
the high field charge trapping behavior of gate dielectrics
of MOS capacitors with NO annealed wet oxide layers.
In this method, a fixed constant current is forced through
the N O annealed wet oxide using an 4145B semiconductor
parameter analyzer. The voltage dropacross the dielectric
is simultaneously monitored. It is known that an increase or
decrease in the absolute value ofindicates electrons or
holes trappping, respectively, in the dielectrics [16]. Fig. 3(a)
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(a) (b)
Fig. 3. Charge trapping characteristics of N2O annealed wet oxide for (a) positive and (b) negative bias stress, respectively, as a function of stress time.
and (b) shows the charge trapping behavior of NO annealed
wet oxide of different thicknesses under substrate and gate
injection, respectively. The stress current density was 100
mA/cm and stress time was 100 s. In Fig. 3(a) for100
mA/cm stress to the gate in the accumulation mode,
of N O annealed wet oxide of 98̊A abruptly decreases at
the initial stage of the stress, and increases thereafter. This
indicates that hole trapping is followed by electron trapping.
In N O annealed wet oxide of 51̊A first decreases a little
but immediately saturates. This finding strongly suggests that
decreasing of hole trapping in the NO annealed wet oxide
of 51 Å is due to the larger nitrogen incorporation in the
thinner oxide films compared to thicker oxide of 98Å For
gate electron injection, the shifting of for 51 Å N O
annealed wet oxide sample is the same as positive bias stress
whereas for NO annealed wet oxide of 98̊A hole trapping
is followed by rapid increase of electron trapping.
D. TDDB Characteristics
The TDDB characteristics under positive bias to the gate are
shown in Fig. 4 for two different thicknesses NO annealed
wet oxide. The constant current stress was0.01 A/cm and
the used gate area for TDDB measurements was 0.1 mmThe
time to 50% breakdown was calculated from the Fig. 4 (not
shown) and was observed that the time-to-breakdownwas
a bit longer for the NO annealed wet oxide of 51̊A compared
to the N O annealed wet oxide of 98̊A Here, the lifetime
shows increasing trend with decreasing NO annealed wet
oxide thickness just like others [4]. From the charge trapping
characteristics, it is known that the larger the rate at which hole
or electron will be trapped in the oxide, the more rapid will
be the breakdown. As the NO annealed wet oxide of 51̊A
has the less hole trapping, for the same stress it should give
longer time to breakdown and was happened. Also, it can be
said that due to the larger N concentration in NO annealed wet
oxide of 51Å compared to the 98̊A oxide causes to lifetime
to increase; possibly, due to the presence of fewer broken
Si-O bonds resulting from a higher degree of strain relief due
to more N incorporation [17], [18]. From the , charge
trapping, and the TDDB characteristics, it can be inferred
that nitridation increases the reliability of gate dielectrics. It is
understood from the experimental results that if wet oxide is
Fig. 4. Weibull plots of TDDB characteristics for two different thicknesses
N2O annealed wet oxide.
(a) (b)
Fig. 5. Degradation of the (a) linear drain currents (measured atVg = 1:65
V andVd = 0:1 V) and (b) saturation drain currents (measured atVg = 1:65
V andVd = 3:3 V), respectively as a function of stress time. The stress was
done atVd = 6:5 V and Vg at which Isub was maximum.
annealed in NO ambient for sufficient nitrogen incorporation,
even the gate oxide deposited at low temperature (at 750C
the reliability will not be degraded with decreasing thickness
which is desirable for the future submicron devices.
E. Hot-Carrier Reliability
N-channel MOSFET’s with two different gate oxide thick-
nesses were selected for hot carrier degradation tests. The
gate oxide thicknesses were 51 and 75Å and the channel
l ngth and width were 0.7 and 1.0m, respectively. The
drain current was measured in the linear and the saturation
region while gate voltage was 1.65 V. Fig. 5(a) and (b) shows
the drain current shift of the n-MOSFET with NO annealed
wet oxide of two different thicknesses. It was observed that
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for the same stress conditions, the drain current shift was
small in n-MOSFET with NO annealed wet oxide of 51̊A
compared to the NO annealed wet oxide of 75̊A It is known
that devices with nitrided gate dielectrics exhibit enhanced
interface resistance against stress degradation due to the incor-
poration of interfacial nitrogen. As a reason, it is explained that
nitrogen incorporation introduces a Si-N bonds (Si-N4.6 eV)
[13], [19] in the interface and relaxes interfacial strained Si-O
bonds [20]. In our experiments, from the SIMS results it was
observed that NO annealed wet oxide of 61̊A has a higher
N concentration than the NO annealed wet oxide of 108
Å for the same NO annealing conditions. Hence, the lower
degradation of NO annealed oxide of 51̊A (Fig. 5) could
be due to the higher amount of N incorporation which resists
the generation of interface states and improves the transistor
lifetime compared to the NO annealed wet oxide of 75̊A
IV. CONCLUSIONS
Wet oxide thicknesses in the range of 40–100Å were
annealed in NO ambient and their physical and electrical
characteristics were obtained. From the experimental results
the following points can be concluded.
1) N concentration (at. %) depends on the wet oxide
thickness i.e., with decreasing the wet oxide thickness
from 100 to 40Å the N concentration increases from
0.3 to 0.7 at. % in the interface which was desired for the
improvement of device reliability in the ultrathin region.
2) Due to the higher amount of N concentration in the
interface of thin NO annealed wet oxide of thickness
51 Å the was shifted less compared to the thick
oxide of thickness 98̊A
3) Also for the same reason, a longer was observed
for the thin N O annealed wet oxide. Hence in the ultra-
thin region, N O annealing with appropiate temperature
and time is necessary for the future device fabrication
process.
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